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Abstract Mapping neuro-inspired algorithms to sen-
sor backplanes of on-chip hardware require shifting the
signal processing from digital to the analog domain,
demanding memory technologies beyond conventional
CMOS binary storage units. Using memristors for build-
ing analog data storage is one of the promising ap-
proaches amongst emerging non-volatile memory tech-
nologies. Recently, a memristive multi-level memory (MLM)
cell for storing discrete analog values has been devel-
oped in which memory system is implemented com-
bining memristors in voltage divider configuration. In
given example, the memory cell of 3 sub-cells with a
memristor in each was programmed to store ternary
bits which overall achieved 10 and 27 discrete voltage
levels. However, for further use of proposed memory
cell in analog signal processing circuits data encoder is
required to generate control voltages for programming
memristors to store discrete analog values. In this pa-
per, we present the design and performance analysis of
data encoder that generates write pattern signals for 10
level memristive memory.
Keywords Multi-level Memory · Memristors ·
Neuromorphic computing · Ternary logic
1 Introduction
Human memory system requires encoding the informa-
tion that comes from sensory inputs in the form it can
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process and store. The information can be encoded into
visual, acoustic and semantic representations[1]. Infor-
mation transmission and transformation of such char-
acter is achieved with the neural network of the brain
[2].
First, sensory neurons receive the signals in the ana-
log domain and pass the signal to the neurons of the
network that maintains a voltage gradient across its
membrane, that has a different charge, depending on
the ions within the cell [3]. If the voltage changes sig-
nificantly, an electrochemical pulse called an action po-
tential (or nerve impulse) is generated. Thus the net-
work of such neurons interacts between themselves in
the mixed signal domains. [4]. The encoded informa-
tion is then stored in form of the synapses - a neuron to
neuron connection, which strength can be increased or
decreased over time and learning process. Every single
neuron can form thousands of connections with other
neurons in this way, which means a typical brain would
have 100 trillion synapses [5]. This information accord-
ing to neuroscience literature is stored in form of analog
information in the human brain.
Data processing that takes place in human brain
outperforms modern processors on many tasks like data
classification and pattern recognition. This inspires neu-
romorphic engineers to build massively parallel archi-
tectures emulating the human brain by modeling low-
power computing elements - neurons and adaptive mem-
ory elements -synapses. One of the ways to implement
computing systems that can mimic massive parallelism
and low power operation as in brain is to scale dense
non-volatile memory crossbar arrays [6]. In this paper,
a neuron inspired memristor based multi-level memory
(MLM) with analog data encoder that can be used in
crossbar arrays is presented. We build the motivation of
using multi-level memories on the premise that analog
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Fig. 1 Ternary bit write pattern generating encoder placed before Multi-Level Memory for writing analog input voltage
memories are integral to the development of cognitive
algorithms, both at sensory processing level and in high
levels of cognitive function implementations. The pre-
sented circuit is configured to store 10 discrete analog
values and simulated for different temperature condi-
tions.
The paper is organized as follows: Section II pro-
vides background information of the memory cell used
in the paper. Further, the circuit for data encoder that
generates control voltages for writing discrete analog
values is discussed. In following section simulation re-
sults of the memory cell with data encoder at different
temperature conditions is presented.
2 Background
In this paper, we present an encoder for proposed mem-
ory cell in[7] based on memristors, arranged in a poten-
tial divider configuration that could emulate a weighted
addition that is indicative of dendritic segments of the
neuron. To enable writing discrete analog values into
the cell it is required to encode the analog input into
ternary bit write pattern control voltages that are used
to program memristors in the sub-cells. The memory
cell is programmed using ternary bits of different ampli-
tude [0V ; 2.5V ; 4V ] of corresponding logical values[0; 1; 2].
Fig. 1 Shows the example of writing analog input volt-
age of an amplitude 1.3V which correspond to 012 write
pattern that generates [0V ; 2.5V ; 4V ] write pulses to be
sent to the relative [Vw1;Vw1;Vw1] write ports.
To start with, the main advantage of the design of
given memory cell is that it is purely based on memris-
tors. As memristors are nanoscale devices that operate
with current leakage which will result in less area and
power consumption [8]. In proposed memory cell shown
in Fig. 2, the ungrounded node serves as an input port
for receiving signals and represents the membrane re-
sistance. Its structure of voltage divider provides with
different Vout levels across R0 during the read opera-
tion, resulting from the Vr read input voltage applied
across the membrane resistance, where the membrane
Fig. 2 Circuit design of the multi-level memory cell
resistance is represented as the total resistance of mem-
ristors connected in parallel. The cell is programmed to
ternary logic to achieve an increased number of states
by exploiting the state changes of multiple memristors
at a given time, overcoming the limitations of using sin-
gle memristor that is practically limited by the device
variability and implementation complexity. Each mem-
ristor of the cell is placed into sub-cells, which are used
for programming the memristor to high V2, medium V1
and low V0 states. To program each memristor to the
desired state the write signal Vw is applied through the
write port from the positive terminal of the memris-
tors, and the reset signal Vs that precedes every write
operation to erase previous states is applied from the
negative terminal - reset port of the device. In general,
the memory cell with n sub-cells can store mn discrete
values, where m is the number of different levels of volt-
age that is applied through V w1, V w2, V w3 write ports
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Table 1 Write pattern for corresponding input range
# Input range Vw1 Vw3 Vw3
1
a1 = 0
a2= 0.3
2 2 2
2
a1 = 0.31
a2= 0.6
1 2 2
3
a1 = 0.61
a2= 0.9
1 1 2
4
a1 = 0.91
a2= 1.2
0 2 2
5
a1 = 1.21
a2= 1.5
0 1 2
6
a1 = 1.51
a2= 1.8
1 1 1
7
a1 = 1.81
a2= 2.1
0 0 2
8
a1 = 2.11
a2= 2.4
0 1 1
9
a1 = 2.41
a2= 2.7
0 0 1
10
a1 = 2.71
a2= 3
0 0 0
of the sub-cells. In this paper, simulation results of the
memory cell with n = 3 sub-cells are presented, each of
them programmable to m = 3(V0, V1, V2) states which
could result in up to 27 level discrete analog memory. It
is to be noted that resistance values used for connecting
to reset, write, read ports R1, R2, R3 should be set as
R 1 R2 R3, otherwise, for n = 3 and m = 3 memory
cell, discrete output levels will decrease down to 10 dif-
ferent values. This is the result of equal voltage drop
within each sub-cell shown in Fig.2 which combines to
the overall number of output states. Achieved 10 Vout
output states of the memory cell are presented in Fig.
5. For reading the Vout output states of the circuit read
signal Vr is applied to the Vr read ports of the sub-cell.
For the setup with an encoder, the timeline of the sin-
gle cycle of resetting, writing, and reading is provided in
Fig. 4. For simulations of the circuit initially 4V write
signal V1 corresponding to logic 2 , 2.5V write signal V1
corresponding to logic 1 and 0V write signal V0 corre-
sponding to logic 0; 4V V s reset signal; 0.05V V r read
signals were used. As regards resistors values,in this pa-
per we used the setup of R1 = R2 = R3 resistances was
set as 500Ω, and Rw1 = Rw2 = Rw3 resistances was set
1500Ω , respectively. The resistance of Rw write port is
greater as it connects to the encoder output ports and
to ensure the working of the memory is stable the load
resistance was increased. For the simulations, the mem-
ory cell performance memristor model described in [9]
was used in LTSpice [10].
Fig. 3 Circuit design of an encoder for MLM
Table 2 Encoder circuit configuration
NMOS:
W/L (µm)
0.36/0.18
PMOS:
W/L (µm)
0.72/0.18
V + /V− 3V/-3V
Vdd 1.5V
Vss -1.5V
Vth 0.3
Vs 4V
Vw 2.5V, 4V
R1 10k
R2 10(n-1)k
3 Encoder design
To design an encoder for the proposed memory cell,
first, its 10 discrete output levels were sorted from small
to large and its corresponding write pattern codes (Fig.
5) were assigned to the analog value ranges [a1; a2] that
are given in Table 1. In this paper, we assume that ana-
log input signal variation will be within 3V amplitude
and this value is divided to 10 ranges. To encode ana-
log input signal into write pattern Vw1, Vw2, Vw3 control
voltages it is required to identify which range [a1; a2]
of analog values it belongs to and after that generate
the voltage pulses according to its assigned write pat-
tern code [0V ; 2.5V ; 4V ] for corresponding [0; 1; 2] logic
values. To implement this it was decided to construct
separate code selector blocks for each write ports Vw.
The circuit design of this encoder is presented in Fig.
3. The circuit consists of 3 code selecting blocks for 3
write ports Vw1, Vw2, Vw3 of the memory cell. Selector
itself consists of comparison, thresholding, and summa-
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Table 3 Discrete analog output voltages of 10 level memory cell with data encoder at different temperature condition
Vout of MLM at 20◦C Vout of MLM at 30◦C Vout of MLM at 40◦C Vout of MLM at 50◦C
Mean (V ) STDEV Mean (V ) STDEV Mean (V ) STDEV Mean (V ) STDEV
222 4.462E-04 1.079E-06 4.461E-04 1.130E-06 4.461E-04 9.944E-07 4.461E-04 1.060E-06
122 1.884E-03 5.746E-07 1.884E-03 6.277E-07 1.884E-03 6.277E-07 1.883E-03 4.765E-07
112 4.319E-03 4.664E-07 4.319E-03 5.979E-07 4.319E-03 5.979E-07 4.319E-03 6.073E-07
022 4.712E-03 2.295E-05 4.712E-03 2.326E-05 4.712E-03 2.326E-05 4.712E-03 2.320E-05
012 6.816E-03 8.382E-06 6.816E-03 8.310E-06 6.816E-03 8.326E-06 6.816E-03 4.700E-07
111 6.967E-03 6.282E-06 6.969E-03 8.235E-06 6.970E-03 8.321E-06 6.970E-03 7.565E-06
002 7.898E-03 4.084E-05 7.896E-03 4.041E-05 7.896E-03 4.013E-05 7.896E-03 3.864E-03
011 8.266E-03 1.351E-05 8.266E-03 1.342E-05 8.266E-03 1.342E-05 8.266E-03 1.342E-05
001 8.513E-03 2.829E-05 8.513E-03 2.798E-05 8.513E-03 2.798E-05 8.513E-03 8.513E-03
000 8.598E-03 2.015E-05 8.598E-03 2.017E-05 8.598E-03 2.017E-05 8.598E-03 1.969E-05
(a)
(b)
(c)
Fig. 4 Time diagram of a single cycle of the (a) reset (b)
write and (c) read signal
tion blocks. At the comparison block outputs of 2 com-
parators with reference voltages [a1; a2] are fed to the
CMOS AND gate. In case the output of this block is
high it will generate assigned Vw voltage pulse from
the thresholding block which consists of a comparator
with Vth reference voltage. As the input signal can be-
long to only one range [a1; a2], outputs of all threshold-
ing blocks are summed to implement logical conjunc-
tion and produce Vw write signal. For comparison and
thresholding blocks the model of operational amplifier
LTC6702 and for summing amplifier at the summation
block model LTC1006 was used. While AND gate cir-
cuit was built with 0.18µ CMOS transistor technology.
Further information on circuit configuration is provided
in Table 2.
4 Results
To test the performance of the encoder train of pulses
with an amplitude ranged from 0V to 3V with the step
of 0.05V and the duration of 0.6ms was fed to the cir-
cuit input port (Fig.6 (a)). Before writing the signals
from given input train, the memory cell was reset with
4V amplitude signal, preceding each write operation as
shown in Fig.4. Afterwards, the write signal is sent to
the encoder and produced write pattern control volt-
ages was fed to Vw1, Vw2, Vw3 write ports for program-
ming the memory cell to discrete analog level. Then
the read signal with the duration of 0.2ms is sent to
check the Vout output voltage. Output of the encoder
resulted in [4V ; 2, V ; (−0.2; 0.004)V ] for [2; 1; 0] logical
values relatively. Slight variations in the write pattern
resulted as well in the shift of Vout output levels of the
memory cell. This can be seen in Fig. 5(a) and Fig. 5(b).
In Fig. 5(a) the outputs of the memory cell were pro-
grammed by directly applying write pattern voltages,
without an encoder, while for Fig. 5(b) the output of the
memory cell operating with an encoder at the tempera-
ture of 50◦C is provided. Table 3 shows average output
levels of the memory and its standard deviation at the
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(a) (b)
Fig. 5 Achieved discrete analog levels of 10 level memory cell (a) directly applying control voltages of write pattern and (b)
using an encoder for generating the write pattern
(a) (b)
5
(c) (d)
Fig. 6 Generated output write pattern signal from (a) analog input signal fed to the encoder ranged from 0V to 3V with
0.05V step for (b) Vw1, (c) Vw2, (d) Vw3 write ports.
temperature of 20◦C, 30◦C, 40◦C and 50◦C. It can be
seen that the output of the memory cell programmed
with an encoder change negligible at this range of tem-
perature. Power dissipation for single data encoder an
memory cell pair can reach up to 94.5mW.
5 Conclusion
In this paper, we presented the multi-level memristive
memory cell with data encoding control circuits. Pre-
sented memory cell can be used in the crossbar arrays to
store discrete analog values. The proposed encoder cir-
cuit consists of operational amplifiers and CMOS tran-
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sistors which configuration can be further improved to
reduce power and area consumption. Simulation results
showed that the memory cell outputs negligibly vary at
different temperature conditions. Inspired from neuron
structure the memory cell stores discrete analog val-
ues encoding the analog input, which can be used in
the implementations of the neuromorphic systems for
synaptic weights storage. Incorporating analog storage
of discrete values allows analog data computation which
results in improved performance in terms of speed. To
ensure the compatibility of the memory cell with data
encoder and stable performance of the memory cell re-
sistance values of the resistive network of sub-cells were
increased which involved increasing write and reset con-
trol voltage amplitudes.
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